

LANT.005

Patent

UNITED STATES PATENT APPLICATION

for

A METHOD AND SYSTEM FOR CACHING DATA IN A NETWORK
NODE

Inventor:

Adisak Mekkittikul

Nader Vijeh

prepared by:

WAGNER, MURABITO & HAO
Two North Market Street
Third Floor
San Jose, CA 95113
(408) 938-9060

CONFIDENTIAL

0987926-03101
TOT 9262860

A METHOD AND SYSTEM FOR CACHING DATA IN A NETWORK NODE

FIELD OF THE INVENTION

5

The present invention relates to a method and system for caching data in a network node.

BACKGROUND OF THE INVENTION

10

Communications networks are critical for carrying digital information. In order to meet the virtually insatiable demand imposed by Internet, IP telephony, video teleconferencing, e-commerce, file transfers, e-mail, etc., networks designers are striving to continuously increase network bandwidth. Indeed, fiber optic networks are now routinely handling bandwidths in excess of 10 Gbps (gigabytes per second). The manner by which digital information is conveyed through these networks entails breaking the digital data into a number of small "packets." These packets of data are routed through the communications network via a number of routers, hubs, and/or switches which direct the flow of these data packets through the network.

In order to properly route the data packets, these network nodes would often temporarily have to "buffer" or store incoming data packets. Typically, the buffered data packets are stored in random access memory (RAM) chips. Random access performance is of particular importance in data networks since the destinations of arriving and departing data packets are extremely random in nature and because packets are often buffered separately according to their destination.

However, the bandwidth of networks is rapidly surpassing the rate by which data can be efficiently accessed from the random access memories. It is anticipated that memory speed will become a bottleneck in data networks since memory access rates have not kept up with the increased bandwidth of communications networks. During the last ten years, data networking bandwidth has increased by many orders of magnitude while memory storage access rates have increased by less than one order of magnitude.

One approach used to increase data buffering speed has been to simply use the fastest memory technology available. For example, many network nodes use static random access memory chips (SRAMs). Data can be written to and read from SRAMs relatively quickly. By comparison, data entry stored in SRAM can be randomly accessed as fast as 3 nanoseconds (ns) whereas the same entry may take 50-70 ns to access when stored in a more

traditional dynamic random access memory (DRAM). Unfortunately, SRAM memory chips are prohibitively expensive because they are more complex to manufacture. Although SRAMs offer a speed increase of several times over the simpler, cheaper dynamic random access memory (DRAM) chips, the

5 SRAMs cost approximately ten times that of DRAMs.

Another method of improving memory access entails widening the memory bus so that more bits can be read from and written to memory per clock cycle. However, this approach is not ideal for use in data networks. In
10 data networks the minimum packet size to be transferred and transferred into a buffer memory may be as little as 44 bytes. Unfortunately, the minimum size of a data block to be transferred into memory can be no smaller than the width of the memory bus. Consequently, for a given small data packet size, an increase in the memory bus width only results in a decrease in the
15 efficiency of data memory access. For data packets which are smaller than the block transfer size, memory bandwidth is underutilized and memory bandwidth is effectively limited.

Therefore, there is a need for a method and system for transferring
20 data in and out of memory within a data network which is both fast, economical, and efficient. The invention described herein provides for such one such method and system.

SUMMARY OF THE INVENTION

The present invention pertains to a method and system for efficiently, quickly, and economically buffering data in a network node. Incoming data from the network is received by the network node. This data is first temporarily stored in a tail cache. Blocks of incoming data can be stored in the tail cache. When a predetermined number of N blocks of data are stored in the tail cache, a single write operation is initiated to write the N blocks of data from the tail cache to a section of main memory. When a head cache becomes empty, it requests data from the main memory. The predetermined number of N blocks of data from the main memory is transferred to the head cache in a single memory access operation. The tail cache and the head cache are comprised of relatively small, but fast SRAM memory; whereas the main memory is comprised of slower, but less expensive DRAM memory. By implementing this caching scheme, the super block of N blocks is always filled with data, thereby maintaining full space and bandwidth efficiencies at all times.

BRIEF DESCRIPTION OF THE DRAWINGS

The operation of this invention can be best visualized by reference to the following drawings described below.

5

Figure 1 illustrates an embodiment of the invention as a network node upon a data network.

10

Figure 2 is a flowchart describing the steps for transferring data in and out of memory of a network node.

15

Figure 3 illustrates another embodiment of the invention as a memory or network node for buffering data on a computer network whereby the main memory is bypassed.

Figure 4 is a flowchart describing the steps for transferring data directly from a tail cache to a head cache and bypassing the main buffer memory.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Described in detail below is a method and system for transferring data through a buffer memory on a computer network. In the following

5 description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to

10 avoid obscuring the present invention.

Figure 1 illustrates an embodiment of the invention as a network node

5 upon a data network 15. Data network 15 conveys packetized data and has multiple such network nodes to aid in the routing of the data packets. The

15 network node 5 includes a plurality of tail caches 42. It is the function of the M multiple tail caches to receive data packets incoming from the data network 15. This incoming data is initially temporarily stored in the tail caches 42. The tail caches are comprised of fast random access memory, such as SRAM chips. The network node 5 is further comprised of a main memory

20 20. Main memory 20 provides M multiple storage areas 25. A separate data storage area 25 within the main memory 20 is associated with each tail cache 42. Main memory 20 is comprised of less expensive memory, such as DRAM

chips. Further comprised within network node 5 are multiple head caches 46. There is one head cache 46 associated with each tail cache 42 and each main memory storage area 25. Each head cache 46 receives data from the separate data storage area 25 associated with the tail cache 42. The function of head
5 cache 46 is to output data from the network node 5 and onto the data network 15.

Referring further to Figure 1 and the embodiment disclosed therein, the passage of the data through the network node 5 occurs by the storing of
10 data incoming from network 15 to the M multiple tail caches 42. The data from the tail caches 42 then passes to the main buffer memory 20 via the write bus 75. Data passes out of the main buffer memory 20 to the head caches 46 via the read bus 85. Data is then available to be forwarded from the M multiple head caches onto and further along the network 15 when data
15 transfer capacity becomes available on network 15.

Although physically separated, the tail caches 42, main memory storage areas 25, and head caches 46, all act logically as a single first-in-first-out (FIFO) queue. In one embodiment, there is one tail, one main memory
20 buffer, and one tail associated with each data flow. A data flow may consist of a particular communications application, particular user, or some other means of identification and/or classification.

In the currently preferred embodiment, the tail caches 42, main memory storage areas 25, and head caches 46 are organized into blocks of fixed size. Each arriving packet is first written into the corresponding tail cache according to the flow to which it belongs. The tail cache waits until there are N blocks worth of data packets before moving the data into the main memory. This allows the effective memory transfer size to be N times larger than a minimum packet size without wasting bandwidth or space of the memory. Similarly, when a head cache becomes empty, it fetches N blocks of data from the main DRAM memory 20. Thereby, the super block of N blocks is always filled with data (i.e., payload on both write and read operations), maintaining full space and bandwidth efficiencies at all time.

Figure 2 is a flowchart describing the steps for transferring data in and out of memory of a network node, in accordance with one embodiment of the present invention. The process begins with step 201 of receiving data incoming to the network node. This data is stored in a first cache until a predetermined amount of data is received, step 202. Next in step 203, the predetermined amount of data from the first cache is moved to a main memory buffer. In a preferred embodiment of the invention, the moving of the data from the first cache to the main memory buffer is performed in a single write operation. The process then waits until a second cache is

emptied, step 204. When a second cache is empty, the quantity of data of the predetermined amount is moved from the main memory buffer to the second cache, step 205. Eventually, this data is output from the second cache onto the network. The method 200 thus allows for the first cache, main memory

5 buffer, and second cache to act logically together as a single FIFO (first-in-first-out) queue. And in a preferred embodiment, the moving of the data from the main memory buffer to the second cache in step 205 is performed in a single read operation. When the second cache is empty, it reads the corresponding block of data from the main memory buffer. In the currently

10 preferred embodiment, the transfer of data from the first cache to the main memory buffer and the subsequent transfer of data from the main memory buffer to the second cache are such that the superblock or N data blocks are filled or nearly filled and the width of the memory bus is fully utilized. Eventually, data is output from the second cache onto the data network.

15

Figure 3 illustrates another embodiment of the invention as a memory or network node for buffering data on a computer network. The features of this embodiment are the same as those referred to in Figure 1 but the network node 5 has the additional feature of providing data paths 45 directly between

20 each tail cache 42 and each associated head cache 46. Data paths 45 allow for the direct tail cache to head cache forwarding of data. In other words, head

cache 46 may draw data directly from the tail cache 42. If a particular main buffer memory storage area 25 contains no data, the corresponding head cache 46 can request the corresponding tail cache 42 to forward its data directly via data path 45. This embodiment of the invention provides a means for the tail cache data to be transferred to the head cache directly without having it be stored within main buffer memory 20 at any time. By directly forwarding data from the tail cache to the head cache, data throughput from the network node can be improved.

Figure 4 is a flowchart describing the steps for transferring data directly from a tail cache to a head cache and bypassing the main buffer memory. The network node waits until it is allowed to transmit data onto the network, step 401. When it is allowed to output data onto the network, the second cache (e.g., the head cache) is emptied onto the network, step 402. The data storage area of the main buffer memory corresponding to that particular second cache is then checked to determine whether it contains data, step 403. If it contains data, then that data is read in a single read operation and stored into the second cache, step 404. However, if the corresponding data storage area does not contain data, then data is read directly from the corresponding first cache memory, step 405. A single read operation is used to read data from the first cache memory and directly store that data in the second cache memory. Thereby, the main buffer memory is bypassed.

Thus, a high speed network data caching process is disclosed. The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not
5 intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the
10 invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.